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DOUBLE - CHANNEL HEMT DEVICE AND a semiconductor body including a heterojunction struc 
MANUFACTURING METHOD THEREOF ture that forms a main conductive channel of the HEMT 
device ; 
BACKGROUND a dielectric layer on the semiconductor body ; 
5 a gate electrode , a drain electrode , and a source electrode 
Technical Field aligned with one another in a direction , wherein the drain 
electrode extends facing a first side of the gate electrode , and 
The present disclosure relates to an HEMT device and to the source electrode extends facing a second side , opposite 
a method for manufacturing the same . to the first side in said direction , of the gate electrode ; and 
10 an auxiliary channel layer , which extends over the het 
Description of the Related Art erojunction structure between the gate electrode and the 
drain electrode , is in electrical contact with the drain elec 
Known to the art are high - electron - mobility transistors trode , is spaced apart from the gate electrode , and forms a 
( HEMTs ) with heterostructure made , in particular , of gal conductive path additional to the main conductive channel 
lium nitride ( GaN ) and aluminum gallium nitride ( AlGaN ) . 15 for charge carriers that flow between the source electrode 
For example , HEMT devices are appreciated for use as and the drain electrode . 
power switches thanks to their high breakdown threshold . In 
addition , the high current density in the conductive channel BRIEF DESCRIPTION OF THE SEVERAL 
of the HEMT enables a low ON - state resistance ( RON ) of VIEWS OF THE DRAWINGS 
the conductive channel . 
In order to favor use of HEMTs in high - power applica - For a better understanding of the present disclosure , 
tions , recessed - gate HEMTs have been introduced . preferred embodiments thereof are now described , purely by 
A problem with devices of this type regards the drastic way of non - limiting example and with reference to the 
reduction of current , due to an increase of the ON - state attached drawings , wherein : 
resistance ( Ron ) , during switching operations . The tempo - 25 FIG . 1 shows , in lateral sectional view , an HEMT device 
rary increase in the Roy value after high - voltage biasing according to one embodiment of the present disclosure ; 
( 400 - 600 V ) in the OFF state is deemed to be caused by an FIG . 2 shows , in lateral sectional view , an HEMT device 
excessive trapping of the charge carriers in the channel , in according to a further embodiment of the present disclosure ; 
the buffer layer , or at the surface . FIG . 3 shows , in lateral sectional view , an HEMT device 
In order to reduce this problem , various solutions have 30 according to a further embodiment of the present disclosure ; 
been adopted . FIG . 4 shows , in lateral sectional view , an HEMT device 
The document by D . Jin et al . , “ Total current collapse in according to a further embodiment of the present disclosure ; 
High - Voltage GaN MIS - HEMTs induced by Zener trap - FIG . 5 shows , in lateral sectional view , an HEMT device 
ping ” , Microsystems Technology Laboratories , Massachu - according to a further embodiment of the present disclosure ; 
setts Institute of Technology , Cambridge , Mass . , U . S . A . , 35 FIGS . 6A - 6E show , in lateral sectional views , successive 
represents a method of control of defects during the stage of manufacturing steps of the HEMT device of FIG . 1 ; and 
epitaxial growth of the channel and an appropriate design of FIG . 7 shows the plot of the drain current of the HEMT 
the “ field plate ” structures . This method , however , does not device of FIG . 1 in different conditions of drain voltage , 
solve the problem and requires a control of the growth stage , compared with an HEMT device according to the known art . 
which has an impact on the costs of industrial production of 40 
HEMTs . DETAILED DESCRIPTION 
The document by P . Moens et al . , “ On the Impact of 
Carbon - Doping on the Dynamic Ron and Off - state Leakage FIG . 1 shows , in a triaxial system of axes X , Y , Z 
Current of 650V GaN Power Devices ” , ON Semiconductor , orthogonal to one another , an HEMT device 1A of a nor 
suggests that the optimization of the doping profile with 45 mally - off type , including a semiconductor substrate 2 ; a 
carbon atoms of the semiconductor body of the HEMT at the semiconductor buffer layer 3 which extends over the sub 
level of the buffer layer may provide a solution to the strate 2 and is designed to enable a better depletion of the 
aforementioned problem . However , the presence itself of two - dimensional electron gas ( 2DEG ) in the overlying con 
impurities such as carbon atoms may itself be the cause of ductive channel ; a channel layer 4 which extends over the 
further trapping of carriers and Ron degradation . 50 buffer layer 3 ; a semiconductor barrier layer 6 which extends 
The document by J . Würfl et al . , “ Techniques towards over the channel layer 4 ; an insulation layer 7 , of dielectric 
GaN power transistors with improved high voltage dynamic material such as silicon nitride ( SizN _ ) or silicon oxide 
switching properties ” , 2013 , discusses the limitation of ( SiO2 ), which extends over a front side 6a of the barrier 
dynamic switching in a GaN power device and proposes layer 6 ; and a gate region 8 , which extends in the semicon 
techniques for improving fast switching at high voltage by 55 ductor body 3 between a source electrode 10 and a drain 
modifying the structure of the buffer layer of an HEMT . The electrode 12 . In one or more embodiments , the substrate 2 is 
aforementioned problems , however , are not solved . made , for example , of silicon , silicon carbide ( SiC ) , or 
sapphire ( A1 , 0z ) . In one or more embodiments , the buffer 
BRIEF SUMMARY layer 3 is made of aluminum gallium nitride ( AIGAN ) , 
60 indium gallium nitride ( InGaN ) or , in general , of AlGaN or 
At least some embodiments of the present disclosure InGaN alloys . In one or more embodiments , the channel 
provide an HEMT device and a manufacturing method layer 4 is made of gallium nitride ( GaN ) or intrinsic InGaN 
thereof that are alternative to the ones proposed according to and has a thickness comprised between approximately 5 nm 
the prior art , and that overcome the drawbacks set forth and 400 nm , e . g . , approximately 15 nm . In one or more 
above . 65 embodiments , the barrier layer 6 is made of intrinsic alu 
According to at least one embodiment of the present minum gallium nitride ( AIGAN ) or , more in general , of 
disclosure , an HEMT device includes : compounds based upon ternary or quaternary alloys of 
US 10 , 381 , 470 B2 
gallium nitride , such as AlxGal - xN , AlInGaN , InxGal - xN , of the trapping phenomena . The exact choice of d , may be 
AlxInl - xAl , and has a thickness comprised between made experimentally , by experimental tests on a test device . 
approximately 5 nm and 400 nm , e . g . , approximately 15 nm . The present applicant has found that values of the distance 
The substrate 2 , the buffer layer 3 , the channel layer 4 , the d , equal to , or smaller than , 0 . 5 um are such as to overcome 
barrier layer 6 , and the insulation layer 7 lie in respective 5 the drawbacks of the known art . 
planes parallel to the plane XY and are stacked on one The auxiliary channel 20 , according to one embodiment , 
another in the direction Z . is made of gallium nitride ( GaN ) with an N - type doping , in 
The channel layer 4 and the barrier layer 6 form a particular with a density of dopant species comprised 
heterostructure 13 . The substrate 2 , the buffer layer 3 , and between 1 . 1018 cm - 3 and 1 : 1019 cm - 3 , in particular 1 : 1018 
the heterostructure 13 are defined , as a whole , by the term 10 cm - 3 . In this case , the thickness of the auxiliary channel 20 
“ semiconductor body 15 ” . is comprised between 5 nm and 100 nm , in particular 50 nm . 
The gate region 8 is separated and insulated laterally ( i . e . , In an HEMT 1B according to an alternative embodiment , 
along X ) from the source region 10 and drain region 12 by shown in detail in FIG . 2 , the auxiliary channel 20 is a 
respective portions of the insulation layer 7 . The gate region heterostructure including a layer of aluminum gallium 
8 is of a recessed type ; i . e . , it extends in depth through the 15 nitride ( AIGN ) 22 overlying a layer of gallium nitride 
insulation layer 7 and completely through the barrier layer 6 , ( GaN ) 24 . The AlGaN layer 22 has a thickness comprised 
as far as the channel layer 4 . between 5 nm and 50 nm , with aluminum concentration 
In other words , the gate region 8 is formed in a trench 9 comprised between 15 % and 50 % ( for example , 25 % ) ; the 
etched through the insulation layer 7 and the barrier layer 6 . GaN layer 24 has a thickness comprised between 2 nm and 
A gate dielectric layer 8a extends in the trench 9 facing 20 50 nm , for example 8 nm . 
the bottom and the side walls of the trench 9 . The gate With reference to the barrier layer 6 , in both of the 
dielectric 8a may further extend , optionally , outside of the embodiments of FIGS . 1 and 2 , it is preferably formed by 
trench 9 , i . e . , on the insulation layer 7 . A gate metallization two intermediate AlGaN layers 6 ' , 6 " having concentrations 
8b completes filling of the trench 9 and extends over the gate of aluminum different from one another . According to an 
dielectric layer 8a . The gate dielectric layer 8a and the gate 25 aspect of the present disclosure , the concentration of alumi 
metallization 8b form the gate region 8 of the HEMT device num in the second intermediate layer 6 " is lower than the 
1A . concentration of aluminum in the first intermediate layer 6 ' . 
The gate region 8 has a first side 8 ' facing the drain region In particular , the first intermediate layer 6 ' , which extends in 
12 and a second side 8 " facing the source region 10 . The first direct contact with the channel layer , is made of AlGaN with 
and second sides 8 ' , 8 " of the gate region 8 extend , at least 30 a concentration of aluminum comprised between 10 % and 
in part , parallel to one another and to the plane XY . 40 % , for example 25 % , whereas the second intermediate 
According to one aspect of the present disclosure , an layer 6 " , which extends directly over the first intermediate 
auxiliary channel 20 extends over a front side ba of the layer 6 ' , is made of AlGaN with a concentration of aluminum 
barrier layer 6 between , and electrically coupled to , the lower than the previous one , namely , comprised between 5 % 
source region 10 and the drain region 12 . In particular , the 35 and 30 % , for example 15 % , or else with a profile of 
auxiliary channel 20 extends between the first side 8 ' of the concentration of aluminum decreasing in the direction Z 
gate region 8 and the drain region 12 , and between the moving away from the first intermediate layer 6 ' ( e . g . , 30 % 
second side 8 " of the gate region 8 and the source region 10 . of aluminum at the interface with the first intermediate layer 
However , the portion of auxiliary channel that extends 6 ' and 5 % of aluminum at the front side 6a ) . The second 
between the gate region 8 and the source region 10 may be 40 intermediate layer 6 " further includes silicon doped with 
absent . N - type dopant species . 
In even greater detail , the auxiliary channel 20 extends This conformation of the barrier layer 6 enables reduction 
between , and in contact with , a portion of the source region of the barrier between the auxiliary channel 20 and the 
10 and a respective portion of the gate oxide 8a that defines barrier layer 6 . 
the second side 8 " of the gate region 8 , and further in direct 45 During operation of the HEMT 1A , 1B , the charge 
contact with the drain region 12 . However , the auxiliary carriers flow from the source region 10 to the drain region 
channel 20 is not in direct contact with the first side 8 ' of the 12 , following the conductive paths designated by P , and P , 
gate region 8 , but at a distance therefrom . Thus , the auxiliary in FIG . 1 . As may be noted , in the portion of active area 
channel 20 extends in the proximity of the first side 8 comprised between the gate region 8 and the source region 
without ever being in direct contact therewith . The auxiliary 50 10 , the conductive paths P , and P2 coincide ; instead , in the 
channel 20 extends at a distance d ( measured in the direc - portion of active area comprised between the gate region 8 
tion X ) from the first side 8 ' of the gate region 8 chosen so and the drain region 12 , the conductive paths P , and P , do 
that the electrical field is not excessively high on the first not coincide . Here , part of the charge carriers flows towards 
side 8 ' . An electrical field is considered too high if it causes , the drain region 12 passing through the two - dimensional 
or may cause , breakdown of the gate dielectric . 55 electron gas ( 2DEG ) in the channel 4 ( path P1 ) , whereas part 
The present applicant has found that values of the distance of the charge carriers flows towards the drain region 12 
d , equal to , or greater than , 0 . 5 um are sufficient to satisfy passing through the two - dimensional electron gas ( 2DEG ) in 
the aforementioned conditions for the choice of dj . the channel 4 , the barrier layer 6 , and the auxiliary channel 
According to one embodiment of the present disclosure , 20 . 
in the presence of a gate electrode or gate field plate 30 , the 60 The choice , by the charge carriers , of the conductive path 
auxiliary channel 20 extends laterally offset with respect to P , or P , is a function of the electrical resistance encountered 
the metal layer that provides the field plate 30 by a maxi - in said path by the charge carriers . 
mum distance ( measured along X ) not greater than a value In the case of undesired increase of the resistance Ron in 
dy . The value of distance d , is chosen so that there do not the channel layer 4 ( as a result of the known trapping 
arise the problems , discussed with reference to the known 65 phenomena ) the conductive path P2 is privileged over the 
art , of depletion of the two - dimensional electron gas conductive path P . In this way , during switching operating 
( 2DEG ) and increase of the ON - state resistance as a result conditions of the HEMT 1A where , as a result of the traps 
US 10 , 381 , 470 B2 
in the channel layer 4 , the resistance Ron increases , there already described with reference to FIG . 1 and shown in 
always exists an alternative path for the current , i . e . , the one FIG . 1 , are designated by the same reference numbers and 
offered by the auxiliary channel 20 . are not described in detail any further . 
Operation of the HEMT device 1A is thus not inhibited by In particular , the wafer 50 is provided , comprising : the 
the traps in the channel layer 4 . 5 substrate 2 , made , for example , of silicon ( Si ) or silicon 
The distanced between the first side 8 ' of the gate region carbide ( SiC ) or aluminum oxide ( A1 , 0z ) , having a front 
8 and the auxiliary channel 20 guarantees that , at the side 2a and a rear side 2b opposite to one another in a 
operating voltages considered ( e . g . , 400 and 600 V ) , the direction Z ; the buffer layer 3 on the front side 2a of the 
electrical field at the gate region 8 is not of an excessively substrate 2 , for example of aluminum gallium nitride ( Al 
high value such as to break the gate oxide 8a . 10 GaN ) or of indium gallium nitride ( InGaN ) ; the channel 
According to a further aspect of the present disclosure , layer 4 , for example of gallium nitride ( GaN ) , having its own 
illustrated in FIG . 3 , an HEMT 1C ( according to any of the underside 4a that extends adjacent to , and overlying , the 
embodiments of FIG . 1 or FIG . 2 ) further has a field - plate buffer layer 3 ; and the barrier layer 6 , which extends over the 
metal layer 30 , which extends as prolongation of the gate channel layer 4 . The barrier layer 6 and the channel layer 4 
metallization 8b towards the drain region 12 until it overlies 15 form the heterostructure 13 . 
( in top plan view or , equivalently , in the direction Z ) the According to one or more embodiments of the present 
auxiliary channel 20 . The auxiliary channel 20 and the disclosure , formation of the barrier layer 6 envisages : for 
field - plate metal layer 30 are separated from one another by mation of a first intermediate layer 6 ' on the channel layer by 
the insulation layer 7 and , if present , the gate dielectric 8a . depositing AlGaN ( e . g . , via MOCVD or MBE ) until a 
Alternatively to the HEMTS 1A , 1B , 1C with a field - plate 20 thickness is reached comprised between 5 nm and 20 nm , for 
metal layer 30 of a gate - connected type , there may be example , 8 nm ; and formation of a second intermediate layer 
present one or more field plates of the source - connected 6 " by depositing AlGaN and doped silicon with a doping 
type , i . e . , electrically coupled to the metallization of the level of 1 . 1018 cm - 3 on the first intermediate layer 6 ' , until 
source region 10 , in HEMTS 1D , 1E as illustrated in FIGS . a thickness comprised between 5 nm and 20 nm , for example 
4 and 5 , respectively ( a source - connected field plate is 25 8 nm , is reached . 
identified by the reference number 34 ) . During deposition of the first intermediate layer 6 ' , the 
With reference to the HEMT 1D of FIG . 4 , the field - plate concentration of aluminum is adjusted so that it is comprised 
metal layer 34 extends between the gate region 8 and the between 10 % and 40 % ; during deposition of the second 
drain region 12 in parallel to the auxiliary channel 20 , until intermediate layer 6 " , the concentration of aluminum is 
it overlaps the latter ( in top plan view or , equivalently , in the 30 adjusted so that it is comprised between 50 % and 30 % . 
direction Z ) . The auxiliary channel 20 and the field - plate Alternatively , the second intermediate layer 6 " is formed 
metal layer 34 are separated from one another by the so that it has a profile of concentration of aluminum decreas 
insulation layer 7 , by a passivation layer 32 and , if present , ing in the direction Z moving away from the first interme 
by the gate dielectric 8a . The passivation layer 32 has the diate layer 6 ' ( e . g . , 30 % of aluminum at the interface with 
function of insulating electrically the field - plate metal layer 35 the first intermediate layer 6 ' and 5 % of aluminum at the 
34 from the gate region 8 . front side 6a ) . 
According to the HEMT 1E shown in FIG . 5 , the auxiliary Next , on the front side 6a of the barrier layer 6 an 
channel 20 extends laterally offset ( in the direction X ) with auxiliary channel layer 56 is formed , for example by depos 
respect to the field - plate metal layer 34 , i . e . , not overlapping iting gallium nitride , GaN , with N - type doping ( e . g . , by 
it ( in the direction Z ) . 40 MOCVD or MBE ) , according to the embodiment already 
In this case , the maximum distance , measured in the described with reference to FIG . 1 . 
direction X , between the edge that delimits the end of the Alternatively , according to the embodiment of FIG . 2 , the 
field - plate metal layer 34 and the edge that defines the start auxiliary channel layer 56 is formed by depositing a first 
of the auxiliary channel 20 is dz and has a value chosen so layer of gallium nitride ( GaN ) , of an intrinsic type and , then , 
that there is not created a 2DEG region excessively depleted 45 over it , an AlGaN layer . Deposition of both the GaN layer 
from the traps present in the buffer . and the AlGaN layer that form the auxiliary channel layer 56 
The value of dz is , in particular , equal to , or less than , 0 . 5 is carried out by deposition ( e . g . , via MOCVD or MBE ) , 
um . modulating selectively the desired amount of aluminum in 
When both the gate field plate 30 and the source field plate both layers . 
34 are present , the auxiliary channel 20 extends so that it is 50 Then ( FIG . 6B ) , a step of masked etching of the auxiliary 
in at least one of the two conditions mentioned above with channel layer 56 is carried out to remove first selective 
reference to FIGS . 3 - 4 , i . e . , that ( i ) the auxiliary channel 20 portions thereof at a region 57 ' where , in subsequent machin 
at least partially overlaps one between the gate field plate 30 ing steps , the gate trench 9 will be formed , and to remove 
and the source field plate 34 ; and / or ( ii ) the auxiliary channel further second selective portions of the auxiliary channel 
20 extends offset with respect to both the gate field plate and 55 layer 56 that extend alongside the region 57 ' for a length , in 
the source field plate 30 , 34 and at a distance , measured in the direction X , equal to d , ( region 57 " identified in FIG . 
the direction X , not greater than d , or dz from at least one 6B ) . In particular , the removed second selective portions of 
between the gate field plate 30 and the source field plate 34 . the auxiliary channel layer 56 extend as lateral prolongation 
Described in what follows , with reference to FIGS . of the first selective regions , towards the portion of wafer 50 
6A - 6E , are steps for manufacturing the HEMT device 1A of 60 that will house the drain region of the HEMT device 1A - 1E . 
FIG . 1 , although most of the same steps may be employed This process step defines the distance d between the drain 
for manufacturing the HEMTS 1B - 1E of FIGS . 2 - 5 , with region 8 and the auxiliary channel 20 , as described previ 
small modifications discussed below . ously . 
FIG . 6A shows , in cross - sectional view , a portion of a Then , once again with reference to FIG . 6B , formed on 
wafer 50 during a step for manufacturing the HEMT device , 65 the wafer 50 ( and thus on the auxiliary channel layer 56 thus 
according to one embodiment of the present disclosure . structured and at the regions 57 ' , 57 " ) is a passivation layer 
Elements of the wafer 50 that are common to the ones 52 , of dielectric or insulating material , for example silicon 
US 10 , 381 , 470 B2 
nitride ( SiN ) or silicon oxide ( SiO2 ) . The passivation layer metal portions that extend within source and drain openings 
52 has a thickness comprised between 5 nm and 300 nm , for to form therein the source region 10 and the drain region 12 , 
example 100 nm , and is formed by CVD or atomic - layer respectively . 
deposition ( ALD ) , and , at the end of the manufacturing Next , a step of rapid thermal annealing ( RTA ) , for 
steps , will form the insulation layer 7 . 5 example at a temperature comprised between approximately 
Next ( FIG . 6C ) , the passivation layer 52 is selectively 500 and 900° C . for a time of from 20 s to 5 min , enables 
removed , for example by lithographic and etching steps , for formation of electrode ohmic contacts of the source elec 
removing selective portions thereof in the region 57 ' of the trode 10 and drain electrode 12 with the underlying channel 
wafer 50 where the gate region 8 of the HEMT device 1 is layer ( having the two - dimensional gas 2DEG ) . 
to be formed . The HEMT device 1A shown in FIG . 1 is thus formed . 
The etching step may stop at the underlying barrier layer FIG . 7 represents the plot ( obtained by simulation ) of the 
6 ( to provide an HEMT of a normally - on type ) , or else it drain current ( 1 ) ) ( which is indicative of the ON - state 
may proceed partially into the barrier layer 6 ( the latter resistance Rov ) as a function of the drain stresses , for two 
embodiment is shown in FIG . 6B ) . In this second case , a 16 biasing values provided by way of example ( 400 V and 600 
surface portion 4 ' of the underlying channel layer 4 is V ) , and in both the case where the auxiliary channel is 
exposed . Etching of the barrier layer 6 is carried out , for present according to the present disclosure and in the case 
example , by dry etching . where the auxiliary channel is absent according to the prior 
The trench 9 is thus formed , which extends throughout the art . In particular , with reference to FIG . 7 : 
thickness of the passivation layer 52 and for an underlying 20 the curve C? shows the plot of the drain voltage Vo as a 
portion of the barrier layer 6 . function of the drain current in pre - stress conditions in 
There is then formed , for example by deposition , the an HEMT device provided with the auxiliary channel 
gate - dielectric layer 8a , made , for example , of a material 20 , according to the present disclosure ; 
chosen from among aluminum nitride ( AIN ) , silicon nitride the curve C , shows the plot of the drain voltage as a 
( SIN ) , aluminum oxide ( A1 , 0z ) , and silicon oxide ( SiO2 ) . 25 function of the drain current in pre - stress conditions in 
The gate - dielectric layer 8a has a thickness chosen between an HEMT device according to the known art , without 
1 and 50 nm , for example 20 nm . of the auxiliary channel 20 ; 
Next ( FIG . 6D ) , a step of deposition of conductive the curve Cz represents the plot of the drain voltage as a 
material on the wafer 30 is carried out to form a conductive function of the drain current in post - stress conditions 
layer 58 on the gate dielectric layer 8a , in particular in order 30 ( 400V ) in an HEMT device provided with the auxiliary 
to fill the trench 9 . For example , the conductive layer 58 is channel 20 , according to the present disclosure ; 
made of metal material , such as tantalum ( Ta ) , tantalum the curve C4 represents the plot of the drain voltage as a 
nitride ( TaN ) , titanium nitride ( TIN ) , palladium ( Pa ) , tung function of the drain current in post - stress conditions 
sten ( W ) , tungsten silicide ( WSiz ) , titanium / aluminum ( Ti / ( 400V ) in an HEMT device according to the known art , 
Al ) , or nickel / gold ( Ni /Au ) . 35 without the auxiliary channel 20 ; 
The conductive layer 58 is then selectively removed by the curve C , represents the plot of the drain voltage as a 
lithographic and etching steps in themselves known for function of the drain current in post - stress conditions 
eliminating it from the wafer 50 except for the portion ( 600 V ) in an HEMT device provided with the auxiliary 
thereof that extends in the trench 9 , thus forming the gate channel 20 , according to the present disclosure ; and 
metallization 8b . During the same step , using an appropriate 40 the curve Co represents the plot of the drain voltage as a 
mask for etching of the conductive layer 58 , it is further function of the drain current in post - stress conditions 
possible to define , in a per se known manner , the gate field ( 600 V ) in an HEMT device according to the known art , 
plate 30 , described with reference to FIG . 3 . without the auxiliary channel 20 . 
The gate metallization 8b and the gate dielectric 8a form , As may be noted , the presence of the auxiliary channel 20 
as a whole , the recessed - gate region 8 of the HEMT device 45 ( curves C1 , C2 , C3 ) determines a marked increase in the 
of FIG . 1 . drain current as compared to an embodiment that does not 
Then ( FIG . 6E ) , one or more further steps of masked envisage it ( curves C2 , C4 , C . ) , in operating conditions 
etching of the gate dielectric 8a , of the passivation layer 52 , comparable to one another . 
of the auxiliary channel layer 56 , and of the barrier layer 6 Consequently , according to the present disclosure , the 
are carried out to remove selective portions thereof that 50 operating and functional characteristics of the HEMT device 
extend in regions of the wafer 50 where the source and gate 1 are improved as compared to what is available according 
regions 10 , 12 of the HEMT device 1A are to be formed to the prior art . 
Removal of the selective portions of the passivation layer An HEMT device provided according to the present 
52 leads to formation of the insulation layer 7 illustrated in disclosure shows high values of current irrespective of the 
FIG . 1 . Likewise , removal of selective portions of the 55 operating conditions , and irrespective of the traps present in 
auxiliary channel layer 56 leads to formation of the auxiliary the channel layer ( which does not require any specific 
channel 20 illustrated in FIG . 1 . optimization for reduction of the traps ) . The performance of 
In particular , openings are formed on opposite sides ( sides the device is markedly improved . 
8 ' and 8 " ) of the gate region 8 , and at a distance from the gate Finally , it is clear that modifications and variations may be 
region 8 , until the channel layer 4 is reached . 60 made to what is described and illustrated herein , without 
Next , a step of formation of ohmic contacts is carried out thereby departing from the scope of the present disclosure . 
to provide the source and drain regions 10 , 12 , by depositing For example , according to further embodiments ( not 
conductive material , in particular metal such as titanium ( Ti ) shown ) , the semiconductor body 5 may comprise just one or 
or aluminum ( Al ) , or alloys or compounds thereof , by else more than one layers of Gan , or GaN alloys , appropri 
sputtering or evaporation , on the wafer 50 . A next step of 65 ately doped or of an intrinsic type . 
etching of the metal layer thus deposited is then carried out further , according to one embodiment , the source region 
to remove said metal layer from the wafer 50 except for the 10 and the drain region 12 extend in depth in the semicon 
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ductor body 5 , completely through the barrier layer 6 and 5 . The HEMT device according to claim 1 , wherein : 
partially through the channel layer 4 , and terminate within the channel layer is of a first material and the barrier layer 
the channel layer 4 . is of a second material , the first and second materials 
Alternatively , the metallizations of the source and drain having different band gaps ; and 
contacts may further be provided only partially recessed 5 the barrier layer includes : 
within the barrier layer 6 , or else facing the front side 6a of a first intermediate layer including aluminum gallium 
the barrier layer 6 . nitride having a concentration of aluminum com 
The metallizations of the source , drain , and gate contacts prised between 10 % and 40 % , and 
may be made using any material designed for the purpose , a second intermediate layer , which extends over the 
such as , for example , formation of contacts of AlSiCu / Ti , 10 first intermediate layer , and includes aluminum gal 
A1 / Ti , or W - plug , etc . lium nitride having a concentration of aluminum 
Further , according to one embodiment , the gate region 8 comprised between 5 % and 30 % . 
does not extend completely through the barrier layer 6 , but 6 . The HEMT device according to claim 1 , further com 
terminates at the front side 6a of the barrier layer ; in this prising a field plate which extends over the insulation layer 
case , the HEMT device is of a normally - on type . 15 and vertically overlaps , at least in part , the auxiliary channel 
The various embodiments described above can be com - layer . 
bined to provide further embodiments . These and other 7 . The HEMT device according to claim 6 , wherein said 
changes can be made to the embodiments in light of the field plate is either a gate field plate , electrically coupled to 
above - detailed description . In general , in the following the gate electrode , or a source field plate , electrically 
claims , the terms used should not be construed to limit the 20 coupled to the source electrode . 
claims to the specific embodiments disclosed in the speci - 8 . The HEMT device according to claim 1 , further com 
fication and the claims , but should be construed to include prising a field plate , which extends over the insulation layer , 
all possible embodiments along with the full scope of wherein the field plate is laterally offset , along said direction , 
equivalents to which such claims are entitled . Accordingly , from the auxiliary channel layer . 
the claims are not limited by the disclosure . 9 . The HEMT device according to claim 8 , wherein the 
The invention claimed is : field plate is laterally offset , along said direction , from the 
1 . A high - electron - mobility transistor ( HEMT ) device , auxiliary channel layer by a distance equal to , or less than , 
comprising : 0 . 5 um . 
a semiconductor body including a heterojunction struc - 10 . A method of manufacturing of a high - electron - mobil 
ture that includes a channel layer , which forms a main 30 ity transistor ( HEMT ) device , comprising : 
conductive channel of the HEMT device , and a barrier forming a heterojunction structure in a semiconductor 
layer over the channel layer ; body , the heterojunction structure including a channel 
an insulation layer over the barrier layer ; layer , defining a main conductive channel of the HEMT 
a gate including a gate electrode and a gate dielectric device , and a barrier layer over the channel layer ; 
layer , a drain electrode , and a source electrode aligned 35 forming an insulation layer on barrier layer ; 
with one another in a direction , wherein the drain forming a gate region , including forming a conductive 
electrode extends facing a first side of the gate elec gate electrode and a gate dielectric that insulates elec 
trode , and the source electrode extends facing a second trically the conductive gate electrode from the semi 
side , opposite to the first side in said direction , of the conductor body ; 
gate electrode ; and 40 forming a drain electrode and a source electrode aligned 
an auxiliary channel layer , which extends over the barrier with one another and with the gate electrode in a 
layer and laterally between the gate electrode and the direction , wherein the drain electrode is formed facing 
drain electrode , is in electrical contact with the drain a first side of the gate region , and the source electrode 
electrode , is spaced apart from the gate electrode by the is formed facing a second side , opposite to the first side 
insulation layer , and forms a conductive path additional 45 in said direction , of the gate region , 
to the main conductive channel for charge carriers to forming an auxiliary channel layer on the barrier layer , in 
flow between the source electrode and the drain elec the insulation layer , and between the gate region and 
trode controlled by the gate electrode , a portion of the the drain electrode , the auxiliary channel layer being 
insulation layer being positioned between the gate spaced apart from the gate electrode of the gate region 
dielectric layer and the auxiliary channel layer and 50 by the gate dielectric and the insulation layer and is 
being substantially coplanar with the auxiliary channel coplanar with a portion of the insulation layer on the 
on the barrier layer . barrier layer , the auxiliary channel layer forming a 
2 . The HEMT device according to claim 1 , wherein the conductive path , additional to the main conductive 
auxiliary channel layer is spaced apart from first side of the channel , for charge carriers to flow between the source 
gate electrode by a distance that is equal to , or greater than , 55 electrode and the drain electrode . 
0 . 5 um along said direction . 11 . The method according to claim 10 , wherein forming 
3 . The HEMT device according to claim 1 , wherein the the auxiliary channel layer comprises forming the auxiliary 
auxiliary channel layer is of gallium nitride with N - type channel layer lateral offset from the from the first side of the 
doping . gate electrode by a distance equal to , or greater than , 0 . 5 um 
4 . The HEMT device according to claim 1 , wherein the 60 along said direction . 
auxiliary channel layer includes : 12 . The method according to claim 10 , wherein forming 
a first layer of gallium nitride having a concentration of the auxiliary channel layer comprises depositing a layer of 
aluminum comprised between 5 % and 30 % ; and gallium nitride with N - type doping . 
a second layer of aluminum gallium nitride , having a 13 . The method according to claim 10 , wherein forming 
concentration of aluminum comprised between 10 % 65 the auxiliary channel layer comprises depositing a first layer 
and 40 % , which extends over the first layer of gallium of aluminum gallium nitride having a concentration of 
nitride . aluminum comprised between 20 % and 30 % and , depositing 
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a second layer of aluminum gallium nitride , having a con an auxiliary channel layer , which extends in the dielectric 
centration of aluminum comprised between 10 % and 20 % , layer , and over the barrier layer , between the gate 
on the first layer . electrode and the drain electrode , is in electrical contact 
14 . The method according to claim 10 , wherein : with the drain electrode , is spaced apart from the gate 
forming the heterojunction structure comprises : deposit - 5 electrode by a portion of the dielectric layer and the ing the channel layer , of a first material , and depositing gate dielectric layer , and forms a conductive path the barrier layer , of a second material , on the channel additional to the main conductive channel for charge layer , the first and second materials having different carriers to flow between the source electrode and the band gaps , and drain electrode , the auxiliary channel layer being copla depositing the barrier layer includes : nar with the portion of the dielectric layer and both the depositing a first intermediate layer of aluminum gal 
lium nitride having a concentration of aluminum auxiliary channel layer and the dielectric layer contact a top surface of the barrier layer . comprised between 20 % and 30 % , and depositing a 
second intermediate layer , on the first intermediate 20 . The HEMT device according to claim 19 , further 
layer , of aluminum gallium nitride having a concen - 15 Co 15 comprising a gate field plate which contacts the gate elec trode and extends over the dielectric layer , wherein a vertical tration of aluminum comprised between 10 % and 
20 % . plane , perpendicular to a top surface of the semiconductor 
15 . The method according to claim 10 , further comprising body contacted by the dielectric layer and extending through 
forming a field plate on the insulation layer and vertically a side wall of the auxiliary channel layer facing the gate 
overlapping , at least in part , the auxiliary channel layer . 20 electrode , extends through the gate field plate . 
16 . The method according to claim 15 , wherein forming 21 . The HEMT device according to claim 19 , further 
said field plate includes one of : forming a gate field plate comprising a gate field plate which contacts the gate elec 
electrically coupled to the gate electrode ; and forming a trode and extends over the dielectric layer , wherein the gate 
source field plate electrically coupled to the source elec field plate is spaced apart from a vertical plane , perpendicu 
trode . 25 la 5 lar to a top surface of the semiconductor body contacted by 
17 . The method according to claim 10 , further comprising the dielectric layer and extending through a side wall of the 
forming a field plate on the insulation layer , offset at a auxiliary channel layer facing the gate electrode . 
distance , along said direction , from the auxiliary channel 22 . The HEMT device according to claim 19 , further 
layer . comprising a source field plate electrically coupled to the 
18 . The method according to claim 17 , wherein said 30 sou source electrode and extending directly over the dielectric 
distance is equal to , or less than , 0 . 5 um . layer and the gate electrode , wherein a vertical plane , 
19 . A high - electron - mobility transistor ( HEMT ) device , perpendicular to a top surface of the semiconductor body 
comprising : contacted by the dielectric layer and extending through a 
a semiconductor body including a heterojunction struc side wall of the auxiliary channel layer facing the gate 
ture that includes a channel laver , which forms a main 35 electrode , extends through the source field plate . 23 . The HEMT device according to claim 19 , further conductive channel of the HEMT device , and a barrier 
layer over the channel layer ; comprising a source field plate electrically coupled to the 
a dielectric layer on the barrier layer ; source electrode and extending directly over the dielectric 
a gate structure , a drain electrode , and a source electrode layer and the gate electrode , wherein the source field plate 
that extend into the dielectric layer , the gate structure 40 is spaced apart from a vertical plane , perpendicular to a top including a gate electrode and a gate dielectric layer , surface of the semiconductor body contacted by the dielec 
wherein the drain electrode faces a first side of the gate tric layer and extending through a side wall of the auxiliary 
electrode , and the source electrode faces a second side , channel layer facing the gate electrode . 
opposite to the first side , of the gate electrode ; and * * * * * 
